





$$\overline{\overline{CS\ RAM} \cdot E} = \overline{CS\ RAM} + \overline{E}$$





1771 CS E018 - E01B

Motor Time Out $\overline{CS} 1771 \cdot \overline{E}$

Motor Reg $\overline{CS} E014 \cdot \overline{WR}$

\overline{WR} $\overline{E \cdot R/W}$

\overline{RD} $\overline{E \cdot R/W}$

2716 CS Fxxx

2KRAM CS E800 EFPF

$\overline{RAS} RAS$ $\overline{E + Q}$

\overline{CAS} $RAM \cdot \overline{Q + RAS}$

COUNTER CLK $\overline{E \cdot \overline{CSRAM}}$

$\overline{E} + CSRAM$

$$L = \overline{Q + E + Q}$$

$$\overline{B} = \overline{Q + E + W}$$

7 July 81

6809 DECODE PROM

| LOC | I/O | | | | DATA |
|-----|-----|----|----|----|------|
| | D3 | D2 | D1 | D0 | |
| 00 | 1 | 0 | 1 | 1 | B |
| DF | 1 | 0 | 1 | 1 | |
| E0 | 0 | 1 | 1 | 1 | 7 |
| E1 | 1 | 0 | 1 | 1 | B |
| EF | 1 | 0 | 1 | 1 | |
| F0 | 1 | 1 | 1 | 0 | E |
| F7 | 1 | 1 | 1 | 0 | |
| F8 | 1 | 1 | 0 | 1 | D |
| FF | 1 | 1 | 0 | 1 | |